ABSTRACT OF THE DISCLOSURE

A synchronous memory device and methods of operation and controlling such a device. The synchronous memory device includes clock receiver circuitry to receive an external clock signal and input receiver circuitry to sample a first operation code synchronously with respect to a transition of the external clock signal. The synchronous memory device also includes a programmable register to store a binary value, wherein the memory device stores the binary value in the programmable register in response to the first operation code.